



JOINT INDUSTRY STANDARD

FLIP CHIP AND
CHIP SCALE
TECHNOLOGY



Silicon IC




















January 1996 J-STD-012

Table of Contents

			4.5.1	Final Metal Reticle Mask	30
	SCOPE		4.5.2	Passivation (Terminal Via) Reticle	•
1.1	Purpose		4.7.0	Mask and Plan	
1.2	Categorization		4.5.3	Unit Cell Design	
2 1	TECHNOLOGY OVERVIEW	. 1	4.5.4	Printed Board Land Pattern Design	
2.1	History of Flip Chip	. 1	4.6	Electrical Design	
2.1.1	Hybrid Thick Film Packages	. 3	4.6.1	Equivalent Circuitry	
2.1.2	Hybrid Thin Film Packages	. 4	4.6.2	Final Metal Traces	
2.1.3	Multilayer Ceramic Substrate (MLC)	. 4	4.6.3	Inductance and Capacitance	
2.1.4	Thin Film on Multilayer Ceramic	. 5	4.6.4	High Frequency Performance	
2.1.5	Thin Film on Organic Epoxy/Glass Laminate	. 5	4.7	Thermal Design	
2.1.6	Chip on Flexible Printed Board	. 5	4.7.1	Bump Interconnect Thermal Model	35
2.1.7	Thin Film on Silicon	. 5	5 MA	TERIAL PROPERTIES AND PROCESSES	37
2.1.8	Characteristics of Flip Chip Technology	. 6	5.1	Solder Bumping	37
2.2	Introduction to Chip Scale Packaging	. 7	5.1.1	Solder Evaporation	37
2.2.1	Chip Scale Grid Array Packages	. 9	5.1.2	Solder Electroplating	37
2.2.2	1 2		5.1.3	Solder Paste Deposition	38
	(CSP-P)	13	5.1.4	Conductive Paste Method	
2.2.3		1.4	5.2	Conductive Adhesives	38
	Technology	14	5.2.1	Design Issues	
3 APPLICATIONS OF FLIP CHIP AND		1.0	5.2.2	Anisotropic Adhesive Details	
(CHIP SCALE	16	5.3	Solder Bump Evaluation	
4.0	DESIGN CONSIDERATIONS	17	5.4	Other Bumping Techniques and Materials	
4.1	Chip Size Standardization	17	5.4.1	Board Process Attach	
4.1.1	Bump Site Standards	17	5.4.2	Gold Bumping	41
4.1.2	Peripheral Lead Standards	18	5.4.3	Gold Bump Flip Chip	41
4.1.3	Package Size Standards	18	5.4.4	Indium-Based Bumps	41
4.2	General Considerations for Flip Chips	18	5.4.5	Bump Transfer	41
4.2.1	Final Metal	18	5.4.6	Stud Bumping (Ball Bonding)	42
4.2.2	Passivation	18	5.5	Chip Materials	42
4.2.3	Pad Limiting Metals	19	5.6	Other Bumping Process Considerations	43
4.2.4	Solder Bump	20	5.6.1	Redistribution	43
4.2.5			5.6.2	Electrostatic Discharge (ESD)	43
4.2.6			5.7	Handling, Shipping and Storage	43
4.2.7			0 M-		
4.2.8				unting and Interconnection Structures	
4.3	General Consideration for Chip Scale		6.1	Background	
4.3.1	_		6.2	Mounting Structures General Considerations.	
4.3.2	• • • • • • • • • • • • • • • • • • • •	23	6.3	Interconnection Substrate Material Choices	
4.3.2	(CSP-P)	24	6.3.1	Rigid Organic Substrates	48
4.4	Substrate Structure Standard Grid Evolution		6.3.2	Flexible Laminates	
4.4.1			6.3.3	Inorganic Substrates	
4.4.2	1 0		6.4	Surface Finish Properties	50
4.4.3	· ·		6.4.1	Chemical plating finishes (electrolytic and	~^
4.4.3	1 1		612	electroless)	
4.3	Design Output Requirements	<i>29</i>	6.4.2	Thick film metallic finishes	31

6.4.3	Sputtered (Thin Film) Conductive Finishes	. 51	9.3.2	Reliability Factors	. 74
6.4.4	Alternative Protective Coatings for		9.3.3	Event Related Failures	. 75
	Conductors		9.4	DESIGN FOR RELIABILITY (DfR)	. 76
6.5	Substrate Constructions		9.4.1	Damage Mechanisms and Failure of Solder	
6.5.1	Rigid Printed Wiring Boards			Attachments	
6.5.2	Flexible Printed Wiring Boards		9.4.2 9.4.3	Reliability Prediction Modeling DfR-Process	. 78 . 82
6.6	Thermal Requirements	. 53	9.4.4	Validation and Qualification Tests	
7 AS	SSEMBLY PROCESSES	. 54	9.4.5	Screening Proceedures	
7.1	Substrate Preparation	. 54		, and the second	
7.2	Chip and Chip Scale Placement	. 54		STANDARDIZATION	
7.3	Attachment Processes	. 54	10.1	Standards for Development	. 83
7.3.1	Attachment Process for Solder	. 54	10.2	Flip Chip Development and Performance Standards	. 84
7.3.2	Adhesive Interconnection	. 54	10.2.1	Flip Chip IC/Component Design	
7.3.3	Thermocompression Bonding	. 55	10.2.2	Mechanical Outline Standards	
7.4	Cleaning	. 55	10.2.3	Performance Requirements for Bumps	
7.4.1	No-Clean Flip Chip Concepts and Processes	. 55	10.2.4	Physical Flip Chip Testing Requirements	
7.4.2	Aqueous Flip Chip Cleaning Technology	. 55	10.2.5	Trays for Flip Chip (Shipping and Delivery)	
7.5	Attachment Inspection	. 55	10.2.6	Configuration Management	
7.6	Underfill (Flip Chip Encapsulation)	. 56	10.3	Standard on Mounting of Substrate Design	0.5
7.7	Electrical Test	. 56		and Performance	. 85
7.8	Rework	. 56	10.3.1	Design Standard for Flip Chip or Chip Scale Package Mounting	. 85
8.0 F	Flip Chip Test and Burn-in Methodology		10.3.2	Qualification and Performance of Organic	
8.1	Known Good Die	. 57		Mounting Structures intended for Flip Chip	0.5
8.1.1	IC Quality		10.2.2	Mounting	. 85
8.1.2	IC Reliability		10.3.3	Qualification and Performance of Inorganic Mounting Structures Intended for Flip Chip	
8.2	KGD Techniques for Flip Chip			Mounting	. 85
8.2.1	IBM's R3	. 59	10.3.4	Qualification, Quality Conformance, and	
8.2.2	MCNC s Burn-in and Test Substrate (BATS)	. 59		In-process Test Methods used for Organic/ Inorganic Flip Chip Mounting Structures	. 85
8.2.3	IBM's Dendrite Temporary Chip Attach (TCA)12		10.4	Flip Chip/Substrate Assembly Design and Performance Standards	. 85
8.3	Known-Good Mounting and Interconnection		10.4.1	Flip Chip Assembly Design	. 86
	Structure		10.4.2	Assembly Performance Requirements	. 86
8.3.1	Testing Techniques		10.4.3	Assembly Test Methods	. 86
8.4	Product Verification	. 61	10.4.4	Qualification and Performance of Rework	
8.4.1	Standard Test Access Port and Boundary	<i>6</i> 1		and Repair of Flip Chip Assembly	
	Scan Architecture	. 01	10.4.5	Assembly Reliability	
9 RE	EQUIREMENTS FOR RELIABILITY	. 62	10.5	Standards for Material Performance	
9.1	Robustness of Products to Use		10.5.1	Underfill Material Requirements	. 87
		. 62	10.5.2	Passivation Material Requirements	. 87
9.1.1	Chip Scale Package Robustness and Reliability	. 63	10.5.3 10.5.4	Encapsulation Material Requirements	
9.2	Reliability Factors	. 63	10.5.4	Flux for Flip Chip Mounting Applications	
9.2.1	Wear Out Mechanisms				
9.2.2	Solder Bump Mechanical Reliability	. 64	11 FU	JTURE NEEDS	. 88
9.2.3	Reliability Modeling	. 68	11.1	Critical Factor: Manufacturing Infrastructure	. 89
9.3	Reliability Testing	. 71	11.1.1	Materials	. 89
9.3.1	Wear-Out Mechanisms	. 74	11.1.2	Equipment	. 89

11.1.3	Des	sign {	39	Figure 2–23	Mini BGA	11
11.2		tical Factor: Bump Attachment		Figure 2-24	SLICC Chip Scale Grid Array	11
	and	Bonding	90	Figure 2-25	Chip Scale Package	12
11.2.1	Din	nensional Control	90	Figure 2-26	Resin Encapsulated LSI Chip with Bumps	12
11.2.2	Met	tallurgical Integrity9	90	Figure 2-27	Peripheral Area Array Converter	13
11.2.3	Cle	anliness of Bumping Site	90	Figure 2–28	Cutaway View of an MSMT Packaged IC	14
11.3		tical Factor: Testing Scenarios		Figure 2-29	MSMT Posts in Saw Lane	14
11.3.1	Crit	tical Environmental Testing	90	Figure 2–30	MSMT Posts in Bonding Pad Area	14
11.3.2		Testing for KGD		Figure 2–31	Cross-Sectional View of an MSMT Package $\ensuremath{\mathrm{.}}$	15
11.3.3 Inspection and Process Control Assurance		pection and Process Control Assurance 9		Figure 2–32	Close-up Photo of MSMT Posts, Encapsulant and Bottom of the Chip	
11.4	11.4 Total Quality Management and Manufacturing (TQMM)		11	Figure 2–33	Chip Scale Peripheral Package	15
			71	Figure 4–1	Flip Chip Connection	17
				Figure 4–2	Mechanical and Electrical Connections	17
		Figures		Figure 4–3	Joined Chip with Chip Underfill	18
Figure 2	-1	Basic Metallurgy/Glass Design for SLT		Figure 4–4	A Solder Bump Flip Chip Connection	18
Figure 2	-2	Transistors	2	Figure 4–5	Two Simple Chips, Showing Original Pad Locations and Rerouted Bumps	19
3.		During Solder Reflow Joining and Two Solutions	2	Figure 4–6	Redistribution of a Single Metal Layer Device	19
Figure 2	-3	Flip Chip with Silver Bump Stand-Off	2	Figure 4–7	Passivation (Cross-Section)	19
Figure 2	-4	Thick Film Glass Dam Preventing Solder Flow and Collapse in First C4 Application		Figure 4–8	Schematic Plan View of Bump	20
			2	Figure 4–9	Example of Pad Limiting Metal	20
Figure 2	-5	Early IBM Hybrid Thick Film Module Mixing Copper Ball SMT Transistors and C4 Integrated Circuit. (12 mm)		Figure 4–10	Initial C4 Bump	21
			3	Figure 4-11	A C4 Bump After Reflow	21
Figure 2	-6	Thin Film Chromium-Copper-Chromium on Ceramic (MC)		Figure 4–12	Recommended DCA Grid Pitch (250 µm Grid, 150 µm Bumps)	21
Figure 2	-7	Cross-Section of Cofired Alumina Multilayer Ceramic Package		Figure 4–13	Interconnect Density (Peripheral vs. Area Array)	22
Figure 2	_8			Figure 4–14	Alpha Particle Emission Track and E/H Pairs.	23
gu	Ū	Microprocessor with 762 Solder Bumps in a		Figure 4–15	Distortion of Depletion by Alpha Particles	23
		29x29 Array		Figure 4–16	Chip Edge and Polyimid Seal	23
Figure 2		Depopulated C4 Array on Chip	4	Figure 4–17	MSMT Post Configurations	24
Figure 2	–10	10 Area Array C4 Configuration (a) 11x11		Figure 4–18	Standard Grid Structure	25
		Full Array with Cantilevered Silicon, (b) SEM View	5	Figure 4–19	Bump Footprint Planning	26
Figure 2	-11	Structure of Hybrid IC Using Solder Bump and Cross-Sections	6	Figure 4–20	Alignment to Visual/Sensitive Chip Structures	
Figure 2	-12	Uncapped 50 mm Multi-Chip Module (MCM)		Figure 4–21	Minimum Pitch from Bump to Passivation Seal	
		IBM Thermal Conduction Module with 100-130 Flip Chips and Hat with Piston Assemblies			("A"-1/21/2 finished bump diameter, plus alignment to tolerances, plus desired	
Figure 2	_14	Effect of TCE Mismatch on Solder	0		minimum)	
i igaio 2		Fatigue Life	7		Redundant Footprint	
Figure 2	-15	AT&T Silicon-on-Silicon Packaging System	7	Figure 4–23	3	
Figure 2				Figure 4–24	Signal and Power Distribution Position	
		Polyimide/Thin Film Surface Redistribution	0	Figure 4–25	Nested I/O Footprints	30
Figure 2	-17	C4 Life Extension by Use of Filled Epoxy		_	Typical Bump Passivation Reticle Mask Format	
Eig 0	40	Resins with Matching Expansivity (Hitachi)		Figure 4–27	Product Unit Cell Plan (example)	31
		IBM SLC Chip-on-Card Technology		Figure 4–28		^-
Figure 2–19		Bridging the Gap		F '	Patterns	
Figure 2–20		Chip Scale Grid Array Package (CSP-A)		Figure 4–29	ŭ	
Figure 2		Example of Chip Scale			Bump Electrical Path (Redistributed Chip)	
Figure 2	-22	Micro BGA	10	Figure 4–31	Bump Equivalent Circuit (Redistributed Chip).	33

Figure 4-32	Final Metal Trace and Underlying Traces	24	_	2 Assembly Performance Requirements	
Eiguro 4 22	(Cross Section) Thermal/Electrical Analogy			3 Assembly Test Methods	
Figure 4–33	Bump Interconnect Equivalent Model			4 Assembly Rework and Repair	
Figure 4–35	Thermal Paste Example		Figure 10–15 Assembly Reliability		
ŭ	Approximate Thermal Model for Thermal	30	•	6 Underfill Material Performance	
i iguie 4–30	Paste	36	_	7 Passivation Material Performance	
Figure 4–37	Chip Underfill Example	36	Figure 10–18 Encapsulation Material Performance		
Figure 4–38	Approximate Thermal Model for		Figure 10–19 Flip Chip/Chip Scale Adhesives		
	Chip Underfill	36	Figure 10–2	O Flux Qualification and Performance	88
Figure 5–1	Photomicrograph of As-Plated Solder Pads	. 37			
Figure 5–2	Photomicrograph of Solder Bumps	38		Tables	
Figure 5–3	An Example of Fine Line Stencil Printing	39	Table 3-1	Commercial Flip Chip and Chip Scale	
Figure 5–4	Gold Bumped IC Adhesively Attached to a Glass Substrate	42		Applications	16
Figure 5–5	Newly Developed Chip on Glass Technology	42	Table 3–2	Comparative Table of Various Technologies for a 100 Lead 10x10 mm Die	
Figure 5–6	Schematic Cross-Sectional View of		Table 4–1	Commonly Used PLM Systems	20
	Connection for Chip on Glass	42	Table 4-2	C4 Bump Diameter and Minimum Pitch Options	21
Figure 5–7	Redistribution of a Peripheral Pattern	43	Table 4-3	Alpha Particle Emissions of	_ 1
Figure 5–8	ESD Path to Ground	43	Table 4-0	Semiconductor Materials	22
Figure 6–1	Packaging Efficienct	44	Table 4-4	Chip Edge Seal Dimensions (Typical)	23
Figure 6–2	Exploded View of a Substrate for Flip Chip or Chip Scale Applications	46	Table 4-5	Design rules for substrates for Chip Scale Technology	25
Figure 6–3	Wire Routing Ability of Different Design Rules for One and Two Sided PWBs	47	Table 4-6	Terminal Via and Final Metal Via Pitch	27
Figure 6-4	Conductor Routing Comparison		Table 4–7	Final Metal Signal Trace (30 µm)	
Figure 9–1	Chip Scale Package Lead Compliance		Table 4–8	Final Metal Power Trace (60 µm)	34
Figure 9–2	Fracture Due to Fatigue/Creep Interaction		Table 4–9	Typical Thermal Resistance for Variable Bump Options (Triple Layer Chip)	25
Figure 9–3	Example of Solder Bump Fatigue Curves		Table 4-10		33
Figure 9–4	Thermal Cycling Frequency Threshold vs. Temperature			Multi-Layer Metal Chips	
Figure 9–5	Compliant Lead Alternative to Underfill		Table 6–1	Comparison of Selected Material Properties	
Figure 9–6	Lognormal Distribution of Thermal Cycle	. 00	Table 6–2	Inorganic Substrate Characteristics	
i iguio o o	Failures	70	Table 9–1	Product Categories and Use Environments	
Figure 9–7	Effect of α on Reliability	71	Table 9-2	Coefficients of Thermal Expansion	66
Figure 9–8	Acceleration Factor Shift of Lognormal		Table 9-3	Typical Heights (Joined)	66
	Distribution		Table 9-4	Acceleration Factor Values for Example 1	71
Figure 9–9	Thermal Cycling Test Profile		Table 9-5	Representative Realistic Worse Case Use	
Figure 9–10	Pre-Conditioning Thermal Profile	74		Environments for Surface Mounted Electronics and Recommended Accelerated Testing for	
Figure 9–11	Depiction of the Effects of the Accumulating Fatigue Damage in Solder Joint Structure	. 77		Surface Mount Attachments by Most Common Use Categories	75
Figure 10–1	Semiconductor Design	84			
Figure 10–2	Mechanical Outlines	84			
Figure 10–3	Bump Performance	84			
Figure 10–4	Flip Chip and Chip Scale Test Methods	84			
Figure 10–5	Flip Chip/Chip Scale Carrier Trays	84			
Figure 10–6	Flip Chip/Chip Scale Configuration Management	85			
Figure 10-7	Mounting Structures Design	85			
	Organic Mounting Structure Performance				
	Inorganic Mounting Structure Performance				
-	Mounting Structure Test Methods				
	_	86			

January 1996 J-STD-012

Implementation of Flip Chip and Chip Scale Technology

1 SCOPE

This document describes the implementation of flip chip and related chip scale semiconductor packaging technologies. The areas discussed include: design considerations, assembly processes, technology choices, application, and reliability data. Chip scale packaging variations include: flip chip, High Density Interconnect (HDI), Micro Ball Grid Array (μ BGA), Micro Surface Mount Technology (MSMT) and Slightly Larger than Integrated Circuit Carrier (SLICC).

1.1 Purpose

This document is intended to provide general information on implementing flip chip and chip scale technologies for creating single chip or multichip modules (MCM), IC cards, memory cards and very dense surface mount assemblies.

1.2 Categorization

Flip chip is categorized as versions of a tin-lead (SnPb) solder bump process, and alternative solutions that use other forms of chip bond site bumping.

Chip scale technology is categorized as semiconductor chip structures that have been made robust to facilitate ease of chip handling, testing and chip assembly. The chip scale technologies have common attributes of minimal size, no more than 1.2X the area of the original die size, and are direct surface mountable.

2 TECHNOLOGY OVERVIEW

Flip chip and chip scale technology relate to methods used to provide an efficient technique for interconnecting semi-conductor die to a substrate. Over the years flip chip technology has grown in stature and expanded into the more generic area of chip scale technology. In addition, many new techniques for mounting bare die were also established. Today, enhancements of the semiconductor die, which ruggedize the product to facilitate ease of handling and testing, have established another level of packaging technology in which many companies can participate.

2.1 History of Flip Chip

Flip chip solder bump interconnection technology is over 30 years old. It was first conceived and developed in 1960-61 by IBM for the Solid Logic Technology (SLT) hybrid electronic circuitry in IBM's System 360 computers introduced in April 1964.

At that time, standard transistor packaging used hermeti-

cally sealed metal cans with glass sealed wires emerging from a header upon which the germanium or silicon chip was metallurgically backbonded. Manual thermocompression wire bonding to the chip was the common technique.

Although transistor technology was much more reliable than vacuum tube technology that preceded it, the packaging and interconnection technologies were weak. Faulty manual wire bonds, purple plague (gold-aluminum intermetallic formation), and aluminum corrosion of thin film interconnections on the chip, even in hermetic packages, were all reliability concerns. In addition, manufacturability and productivity were deficient.

SLT transistors and diodes were glass passivated at the wafer level to protect aluminum wiring from the environment. Glass frits of borosilicate glass were fused on the surface of transistor wafers after the aluminum wiring was formed. The glass film obviated the need for a hermetic enclosure because the transistor was sealed at the chip level.

Consistent with maintaining a hermetic seal was the idea of etching via holes in the glass where electrical connections were to be made, and hermetically resealing the holes with an overlapping, larger pad of metal films. The first film, typically chromium, was used to create a good bond to glass and aluminum.

Subsequent metal films, typically copper and gold, were deposited to provide wettability and solderability for a ball of metal alloy that was to be melted on the pad. Originally, the ball was an alloy of Au-Sn eutectic which melted at 360°C; therefore, the pad was called the ball-limiting metallurgy because the melted ball would not wet the glass beyond the area of the pad. Later the ball or bump became a solder bump with an embedded copper ball "stand-off," shown in figure 2-1.

The packaging concept required that thick film electrodes or wires be screened and fired on alumina substrates. Originally, the thick film was glass fritted Au-Pt paste; later it became Ag-Pd. The wiring was hot dip tinned with 90Pb-10Sn solder to improve conductance and to interconnect the active and passive components. For each transistor, three of the screened wires were to terminate in a spot that would be the mirror image of the chip bumps.

After each chip site was fluxed with a droplet of sticky water white rosin flux, the chip was picked up and placed on the solder coated electrodes face down or "flipped" compared to normal chip placement. Subsequently, the substrate was heated in a furnace to remelt the solder coating,